Alberto Sangiovanni Vincentelli
Alberto Sangiovanni Vincentelli
Professor of EECS, University of California, Berkeley
Geverifieerd e-mailadres voor eecs.berkeley.edu - Homepage
Titel
Geciteerd door
Geciteerd door
Jaar
Logic minimization algorithms for VLSI synthesis
RK Brayton
Springer, 1984
21701984
SIS: A system for sequential circuit synthesis
EM Sentovich, KJ Singh, L Lavagno, C Moon, R Murgai, A Saldanha, ...
20981992
MIS: A multiple-level logic optimization system
RK Brayton, R Rudell, A Sangiovanni-Vincentelli, AR Wang
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 1987
14751987
System-level design: orthogonalization of concerns and platform-based design
K Keutzer, AR Newton, JM Rabaey, A Sangiovanni-Vincentelli
IEEE transactions on computer-aided design of integrated circuits and …, 2000
12342000
Hardware-software co-design of embedded systems: the POLIS approach
F Balarin, P Giusto, A Jurecska, M Chiodo, C Passerone, E Sentovich, ...
Springer Science & Business Media, 1997
10471997
Handbook of sensor networks: compact wireless and wired sensing systems
M Ilyas, I Mahgoub
CRC press, 2004
9652004
VIS: A system for verification and synthesis
RK Brayton, GD Hachtel, A Sangiovanni-Vincentelli, F Somenzi, A Aziz, ...
International conference on computer aided verification, 428-432, 1996
9161996
The waveform relaxation method for time-domain analysis of large scale integrated circuits
E Lelarasmee, AE Ruehli, AL Sangiovanni-Vincentelli
IEEE transactions on computer-aided design of integrated circuits and …, 1982
9111982
A framework for comparing models of computation
EA Lee, A Sangiovanni-Vincentelli
IEEE Transactions on computer-aided design of integrated circuits and …, 1998
8741998
Design of embedded systems: Formal models, validation, and synthesis
S Edwards, L Lavagno, EA Lee, A Sangiovanni-Vincentelli
Proceedings of the IEEE 85 (3), 366-390, 1997
7351997
Modeling cyber–physical systems
P Derler, EA Lee, AS Vincentelli
Proceedings of the IEEE 100 (1), 13-28, 2011
7102011
The TimberWolf placement and routing package
C Sechen, A Sangiovanni-Vincentelli
IEEE Journal of Solid-State Circuits 20 (2), 510-522, 1985
6741985
Logic verification using binary decision diagrams in a logic synthesis environment
S Malik, AR Wang, RK Brayton, A Sangiovanni-Vincentelli
1988 IEEE International Conference on Computer-Aided Design, 6, 7, 8, 9-6, 7 …, 1988
6681988
Sequential circuit design using synthesis and optimization
EM Sentovich, KJ Singh, C Moon, H Savoj, RK Brayton, ...
Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …, 1992
6431992
Metropolis: An integrated electronic system design environment
F Balarin, Y Watanabe, H Hsieh, L Lavagno, C Passerone, ...
Computer 36 (4), 45-52, 2003
6332003
Convergence and finite-time behavior of simulated annealing
D Mitra, F Romeo, A Sangiovanni-Vincentelli
1985 24th IEEE Conference on Decision and Control, 761-767, 1985
6081985
Steady-state methods for simulating analog and microwave circuits
KS Kundert, JK White, AL Sangiovanni-Vincentelli
Springer Science & Business Media, 2013
5732013
Platform-based design and software design methodology for embedded systems
A Sangiovanni-Vincentelli, G Martin
IEEE Design & Test of Computers 18 (6), 23-33, 2001
5512001
Multilevel logic synthesis
RK Brayton, GD Hachtel, AL Sangiovanni-Vincentelli
Proceedings of the IEEE 78 (2), 264-300, 1990
5361990
Implicit state enumeration of finite state machines using BDD's
J Herve, S Hamid, L Bill, KB Robert, SV Alberto
in Computer-Aided Design, 1990. ICCAD-90. Digest of Technical Papers., 1990 …, 1990
5291990
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20