Vishwani Agrawal
Vishwani Agrawal
professor of electrical engineering
Geverifieerd e-mailadres voor eng.auburn.edu
Titel
Geciteerd door
Geciteerd door
Jaar
Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits
M Bushnell, V Agrawal
Springer Science & Business Media, 2004
22612004
A tutorial on built-in self-test. I. Principles
VD Agrawal, CR Kime, KK Saluja
IEEE Design & Test of Computers 10 (1), 73-82, 1993
425*1993
A partial scan method for sequential circuits with feedback
KT Cheng, VD Agrawal
IEEE Transactions on Computers 39 (4), 544-548, 1990
4201990
Scheduling tests for VLSI systems under power constraints
RM Chou, KK Saluja, VD Agrawal
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 5 (2), 175-185, 1997
3411997
Chip layout optimization using critical path weighting
AE Dunlop, VD Agrawal, DN Deutsch, MF Jukl, P Kozak, M Wiesel
21st Design Automation Conference Proceedings, 133-136, 1984
2431984
Fault injection techniques and tools for embedded systems reliability evaluation
A Benso, P Prinetto
Springer Science & Business Media, 2003
2412003
PREDICT: Probabilistic estimation of digital circuit testability
SC Seth
Proc. 15th Int. Fault-Tolerant Computer Symp., 220-225, 1985
2401985
A transitive closure algorithm for test generation
ST Chakradhar, VD Agrawal, SG Rothweiler
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 1993
2021993
An exact algorithm for selecting partial scan flip-flops
ST Chakradhar, A Balakrishnan, VD Agrawal
Journal of Electronic Testing 7 (1-2), 83-93, 1995
1921995
Statistical fault analysis
SK Jain, VD Agrawal
IEEE Design & Test of Computers 2 (1), 38-44, 1985
1851985
Single event upset: An embedded tutorial
F Wang, VD Agrawal
21st International Conference on VLSI Design (VLSID 2008), 429-434, 2008
1692008
Robust tests for stuck-open faults in CMOS combinational logic circuits
SM Reddy, MK Reddy, VD Agrawal
Proc. Int. Symp. on Fault-Tolerant Computing, 44-49, 1984
1681984
Test generation for MOS circuits using D-algorithm
SK Jain, VD Agrawal
20th Design Automation Conference Proceedings, 64-70, 1983
1671983
On mobile viruses exploiting messaging and bluetooth services
A Bose, KG Shin
2006 Securecomm and Workshops, 1-10, 2006
160*2006
Designing circuits with partial scan
VD Agrawal, KT Cheng, DD Johnson, TS Lin
IEEE Design & Test of Computers 5 (2), 8-15, 1988
1551988
Segment delay faults: a new fault model
K Heragu, JH Patel, VD Agrawal
Proceedings of 14th VLSI Test Symposium, 32-39, 1996
1391996
Sampling techniques for determining fault coverage in LSI circuits
VD Agrawal
Journal of Digital Systems 5 (3), 189-202, 1981
1331981
Fault coverage requirement in production testing of LSI circuits
VD Agrawal, SC Seth, P Agrawal
IEEE Journal of Solid-State Circuits 17 (1), 57-61, 1982
1311982
STAFAN: An alternative to fault simulation
SK Jain, VD Agrawal
21st Design Automation Conference Proceedings, 18-23, 1984
1301984
Tutorial test generation for VLSI chips
VD Agrawal, SC Seth
IEEE Computer Society, 1988
1271988
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20