Jae Hur
Jae Hur
Postdoctoral fellow, Georgia Institute of Technology, Electrical Computing Engineering
Geverifieerd e-mailadres voor gatech.edu - Homepage
Titel
Geciteerd door
Geciteerd door
Jaar
Nature‐replicated nano‐in‐micro structures for triboelectric energy harvesting
ML Seol, JH Woo, DI Lee, H Im, J Hur, YK Choi
Small 10 (19), 3887-3894, 2014
1302014
Vertically stacked thin triboelectric nanogenerator for wind energy harvesting
ML Seol, JH Woo, SB Jeon, D Kim, SJ Park, J Hur, YK Choi
Nano Energy 14, 201-208, 2015
1252015
A vertically integrated junctionless nanowire transistor
BH Lee, J Hur, MH Kang, T Bang, DC Ahn, D Lee, KH Kim, YK Choi
Nano letters 16 (3), 1840-1847, 2016
602016
First demonstration of a logic-process compatible junctionless ferroelectric FinFET synapse for neuromorphic applications
M Seo, MH Kang, SB Jeon, H Bae, J Hur, BC Jang, S Yun, S Cho, WK Kim, ...
IEEE Electron Device Letters 39 (9), 1445-1448, 2018
552018
Comprehensive analysis of gate-induced drain leakage in vertically stacked nanowire FETs: Inversion-mode versus junctionless mode
J Hur, BH Lee, MH Kang, DC Ahn, T Bang, SB Jeon, YK Choi
IEEE Electron Device Letters 37 (5), 541-544, 2016
542016
Vertically integrated multiple nanowire field effect transistor
BH Lee, MH Kang, DC Ahn, JY Park, T Bang, SB Jeon, J Hur, D Lee, ...
Nano letters 15 (12), 8056-8061, 2015
512015
A Recoverable Synapse Device Using a Three‐Dimensional Silicon Transistor
J Hur, BC Jang, J Park, DI Moon, H Bae, JY Park, GH Kim, SB Jeon, ...
Advanced Functional Materials 28 (47), 1804844, 2018
192018
Three-dimensional fin-structured semiconducting carbon nanotube network transistor
D Lee, BH Lee, J Yoon, DC Ahn, JY Park, J Hur, MS Kim, SB Jeon, ...
ACS nano 10 (12), 10894-10900, 2016
182016
Abnormal electrical characteristics of multi-layered MoS2 FETs attributed to bulk traps
CK Kim, CH Yu, J Hur, H Bae, SB Jeon, H Park, YM Kim, KC Choi, ...
2D Materials 3 (1), 015007, 2016
172016
Direct comparison of ferroelectric properties in Hf0.5Zr0.5O2 between thermal and plasma-enhanced atomic layer deposition
J Hur, N Tasneem, G Choe, P Wang, Z Wang, AI Khan, S Yu
Nanotechnology, 2020
162020
A core compact model for multiple-gate junctionless FETs
J Hur, DI Moon, JM Choi, ML Seol, US Jeong, CH Jeon, YK Choi
IEEE Transactions on Electron Devices 62 (7), 2285-2291, 2015
132015
Drain-erase scheme in ferroelectric field effect transistor—Part II: 3-D-NAND architecture for in-memory computing
P Wang, W Shim, Z Wang, J Hur, S Datta, AI Khan, S Yu
IEEE Transactions on Electron Devices 67 (3), 962-967, 2020
122020
Drain–erase scheme in ferroelectric field-effect transistor—Part I: Device characterization
P Wang, Z Wang, W Shim, J Hur, S Datta, AI Khan, S Yu
IEEE Transactions on Electron Devices 67 (3), 955-961, 2020
122020
A comparative study on hot-carrier injection in 5-story vertically integrated inversion-mode and junctionless-mode gate-all-around MOSFETs
SY Kim, BH Lee, J Hur, JY Park, SB Jeon, SW Lee, YK Choi
IEEE Electron Device Letters 39 (1), 4-7, 2017
122017
Investigation of low-frequency noise in nonvolatile memory composed of a gate-all-around junctionless nanowire FET
US Jeong, CK Kim, H Bae, DI Moon, T Bang, JM Choi, J Hur, YK Choi
IEEE Transactions on Electron Devices 63 (5), 2210-2213, 2016
122016
Joule heating to enhance the performance of a gate-all-around silicon nanowire transistor
CH Jeon, JY Park, ML Seol, DI Moon, J Hur, H Bae, SB Jeon, YK Choi
IEEE Transactions on Electron Devices 63 (6), 2288-2292, 2016
112016
Demonstration of a curable nanowire FinFET using punchthrough current to repair hot-carrier damage
JY Park, J Hur, YK Choi
IEEE Electron Device Letters 39 (2), 180-183, 2017
92017
Tunneling effects in a charge-plasma dopingless transistor
J Hur, DI Moon, JW Han, GH Kim, CH Jeon, YK Choi
IEEE Transactions on Nanotechnology 16 (2), 315-320, 2017
82017
Ultra-fast erase method of SONOS flash memory by instantaneous thermal excitation
DC Ahn, ML Seol, J Hur, DI Moon, BH Lee, JW Han, JY Park, SB Jeon, ...
IEEE Electron Device Letters 37 (2), 190-192, 2015
82015
A frequency reconfigurable dipole antenna with solid-state plasma in silicon
DJ Kim, ES Jo, YK Cho, J Hur, CK Kim, CH Kim, B Park, D Kim, YK Choi
Scientific reports 8 (1), 1-8, 2018
72018
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20