Volgen
Alberto Ros
Alberto Ros
University of Murcia
Geverifieerd e-mailadres voor ditec.um.es - Homepage
Titel
Geciteerd door
Geciteerd door
Jaar
Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks
BA Cuesta, A Ros, ME Gómez, A Robles, JF Duato
Proceedings of the 38th annual international symposium on Computer …, 2011
2202011
Complexity-effective multicore coherence
A Ros, S Kaxiras
Proceedings of the 21st international conference on Parallel architectures …, 2012
1662012
Splash-3: A properly synchronized benchmark suite for contemporary research
C Sakalis, C Leonardsson, S Kaxiras, A Ros
2016 IEEE International Symposium on Performance Analysis of Systems and …, 2016
1592016
Efficient invisible speculative execution through selective delay and value prediction
C Sakalis, S Kaxiras, A Ros, A Jimborean, M Själander
Proceedings of the 46th International Symposium on Computer Architecture …, 2019
1352019
System and method for simplifying cache coherence using multiple write policies
S Kaxiras, A Ros
US Patent 9,274,960, 2016
1072016
A new perspective for efficient virtual-cache coherence
S Kaxiras, A Ros
Proceedings of the 40th Annual International Symposium on Computer …, 2013
852013
Turning centralized coherence and distributed critical-section execution on their head: A new approach for scalable distributed shared memory
S Kaxiras, D Klaftenegger, M Norgren, A Ros, K Sagonas
Proceedings of the 24th International Symposium on High-Performance Parallel …, 2015
652015
A direct coherence protocol for many-core chip multiprocessors
A Ros, ME Acacio, JM Garcia
IEEE Transactions on Parallel and Distributed Systems 21 (12), 1779-1792, 2010
652010
DiCo-CMP: Efficient cache coherency in tiled CMP architectures
A Ros, ME Acacio, JM García
2008 IEEE International Symposium on Parallel and Distributed Processing, 1-11, 2008
632008
Increasing the effectiveness of directory caches by avoiding the tracking of noncoherent memory blocks
B Cuesta, A Ros, ME Gomez, A Robles, J Duato
IEEE Transactions on Computers 62 (3), 482-495, 2011
482011
Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies
A Ros, M Davari, S Kaxiras
2015 IEEE 21st International Symposium on High Performance Computer …, 2015
462015
Berti: an accurate local-delta data prefetcher
A Navarro-Torres, B Panda, J Alastruey-Benedé, P Ibáñez, ...
2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO), 975-991, 2022
382022
The entangling instruction prefetcher
A Ros, A Jimborean
IEEE Computer Architecture Letters 19 (2), 84-87, 2020
382020
Building heterogeneous unified virtual memories (uvms) without the overhead
K Koukos, A Ros, E Hagersten, S Kaxiras
ACM Transactions on Architecture and Code Optimization (TACO) 13 (1), 1-22, 2016
382016
Scalable Directory Organization for Tiled CMP Architectures.
A Ros, ME Acacio, JM García
CDES 8, 112-118, 2008
372008
Ghost loads: What is the cost of invisible speculation?
C Sakalis, M Alipour, A Ros, A Jimborean, S Kaxiras, M Själander
Proceedings of the 16th ACM International Conference on Computing Frontiers …, 2019
362019
Non-speculative load-load reordering in tso
A Ros, TE Carlson, M Alipour, S Kaxiras
ACM SIGARCH Computer Architecture News 45 (2), 187-200, 2017
362017
Temporal-aware mechanism to detect private data in chip multiprocessors
A Ros, B Cuesta, ME Gómez, A Robles, J Duato
2013 42nd International Conference on Parallel Processing, 562-571, 2013
352013
Cache Coherence Protocols for Many-Core CMPs
A Ros, ME Acacio, JM Garcıa
Parallel and Distributed Computing, 93-118, 2010
35*2010
Callback: Efficient synchronization without invalidation with a directory just for spin-waiting
A Ros, S Kaxiras
Proceedings of the 42Nd Annual International Symposium on Computer …, 2015
342015
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20