Hossein Asadi
Hossein Asadi
Associate Professor, Department of Computer Engineering, Sharif University of Technology
Geverifieerd e-mailadres voor sharif.edu - Homepage
TitelGeciteerd doorJaar
Balancing performance and reliability in the memory hierarchy
GH Asadi, V Sridharan, MB Tahoori, D Kaeli
Performance Analysis of Systems and Software, 2005. ISPASS 2005. IEEE …, 2005
1202005
Soft error rate estimation and mitigation for SRAM-based FPGAs
G Asadi, MB Tahoori
Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field …, 2005
982005
An analytical approach for soft error rate estimation in digital circuits
G Asadi, MB Tahoori
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on …, 2005
902005
An accurate SER estimation method based on propagation probability [soft error rate]
G Asadi, MB Tahoori
Design, Automation and Test in Europe, 306-307, 2005
872005
Soft error susceptibility analysis of SRAM-based FPGAs in high-performance information systems
H Asadi, MB Tahoori, B Mullins, D Kaeli, K Granlund
IEEE Transactions on Nuclear Science 54 (6), 2714-2726, 2007
742007
Soft error mitigation for SRAM-based FPGAs
GH Asadi, MB Tahoori
23rd IEEE VLSI Test Symposium (VTS'05), 207-212, 2005
742005
Reducing data cache susceptibility to soft errors
V Sridharan, H Asadi, MB Tahoori, D Kaeli
Dependable and Secure Computing, IEEE Transactions on 3 (4), 353-364, 2006
632006
Vulnerability analysis of L2 cache elements to single event upsets
H Asadi, V Sridharan, MB Tahoori, D Kaeli
Proceedings of the conference on Design, automation and test in Europe …, 2006
592006
Soft error rate estimation of digital circuits in the presence of multiple event transients (METs)
M Fazeli, SN Ahmadian, SG Miremadi, H Asadi, MB Tahoori
2011 Design, Automation & Test in Europe, 1-6, 2011
562011
Analytical techniques for soft error rate modeling and mitigation of FPGA-based designs
H Asadi, MB Tahoori
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15 (12 …, 2007
542007
Soft error derating computation in sequential circuits
H Asadi, MB Tahoori
2006 IEEE/ACM International Conference on Computer Aided Design, 497-501, 2006
472006
A layout-based approach for multiple event transient analysis
M Ebrahimi, H Asadi, MB Tahoori
2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2013
452013
An analytical approach for soft error rate estimation of SRAM-based FPGAs
G Asadi, MB Tahoori
Proc. Military and Aerospace Applications of Programmable Logic Devices …, 2004
422004
Soft error modeling and protection for sequential elements
H Asadi, MB Tahoori
20th IEEE International Symposium on Defect and Fault Tolerance in VLSI …, 2005
412005
A hybrid fault injection approach based on simulation and emulation co-operation
A Ejlali, SG Miremadi, H Zarandi, G Asadi, SB Sarmadi
IEEE Computer Society, 2003
412003
Efficient algorithms to accurately compute derating factors of digital circuits
H Asadi, MB Tahoori, M Fazeli, SG Miremadi
Microelectronics Reliability 52 (6), 1215-1226, 2012
352012
Class: Combined logic and architectural soft error sensitivity analysis
M Ebrahimi, L Chen, H Asadi, MB Tahoori
2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 601-607, 2013
342013
Fault injection into sram-based fpgas for the analysis of seu effects
G Asadi, SG Miremadi, HR Zarandi, A Ejlali
Field-Programmable Technology (FPT), 2003. Proceedings. 2003 IEEE …, 2003
322003
Soft error modeling and remediation techniques in ASIC designs
H Asadi, MB Tahoori
Microelectronics Journal 41 (8), 506-522, 2010
302010
FPGA-based Protection Scheme against Hardware Trojan Horse Insertion Using Dummy Logic
B Khaleghi, A Ahari, H Asadi, S Bayat Sarmadi
IEEE Embedded Systems Letters, 2015
282015
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20