Sung Kyu Lim
Sung Kyu Lim
Geverifieerd e-mailadres voor ece.gatech.edu - Homepage
Titel
Geciteerd door
Geciteerd door
Jaar
3D-MAPS: 3D massively parallel processor with stacked memory
DH Kim, K Athikulwongse, M Healy, M Hossain, M Jung, I Khorosh, ...
Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 …, 2012
330*2012
Study of through-silicon-via impact on the 3-D stacked IC layout
DH Kim, K Athikulwongse, SK Lim
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (5), 862-874, 2012
3002012
TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC
M Jung, J Mitra, DZ Pan, SK Lim
Communications of the ACM 57 (1), 107-115, 2014
1942014
Edge separability-based circuit clustering with application to multilevel circuit partitioning
J Cong, SK Lim
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2004
171*2004
Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs
M Healy, M Vittes, M Ekpanyapong, CS Ballapuram, SK Lim, HHS Lee, ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2006
161*2006
TSV stress aware timing analysis with applications to 3D-IC layout optimization
JS Yang, K Athikulwongse, YJ Lee, SK Lim, DZ Pan
Design Automation Conference, 803-806, 2010
149*2010
Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs
X Zhao, J Minz, SK Lim
IEEE Transactions on Components, Packaging and Manufacturing Technology 1 (2 …, 2010
133*2010
Thermal characterization of interlayer microfluidic cooling of three-dimensional integrated circuits with nonuniform heat flux
YJ Kim, YK Joshi, AG Fedorov, YJ Lee, SK Lim
Journal of Heat Transfer 132 (4), 2010
1272010
Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system
M Cho, C Liu, DH Kim, SK Lim, S Mukhopadhyay
2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 694-697, 2010
124*2010
3D floorplanning with thermal vias
E Wong, SK Lim
Proceedings of the Design Automation & Test in Europe Conference 1, 1-6, 2006
1182006
Design and CAD methodologies for low power gate-level monolithic 3D ICs
SA Panth, K Samadi, Y Du, SK Lim
Proceedings of the 2014 international symposium on Low power electronics and …, 2014
117*2014
Physical design for 3D system on package
SK Lim
IEEE Design & Test of Computers 22 (6), 532-539, 2005
1172005
Stress-driven 3D-IC placement with TSV keep-out zone and regularity study
K Athikulwongse, A Chakraborty, JS Yang, DZ Pan, SK Lim
2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 669-674, 2010
1112010
Pre-bond testable low-power clock tree design for 3D stacked ICs
X Zhao, DL Lewis, HHS Lee, SK Lim
2009 IEEE/ACM International Conference on Computer-Aided Design-Digest of …, 2009
107*2009
Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC
C Liu, T Song, J Cho, J Kim, J Kim, SK Lim
2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), 783-788, 2011
1042011
Multiway partitioning with pairwise movement
J Gong, SK Lim
1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of …, 1998
991998
Physical planning with retiming
J Cong, SK Lim
IEEE/ACM International Conference on Computer Aided Design. ICCAD-2000. IEEE …, 2000
962000
Fast and accurate analytical modeling of through-silicon-via capacitive coupling
DH Kim, S Mukhopadhyay, SK Lim
IEEE Transactions on Components, Packaging and Manufacturing Technology 1 (2 …, 2011
922011
Large scale circuit partitioning with loose/stable net removal and signal flow based clustering
SK Lim, D Xu
1997 Proceedings of IEEE International Conference on Computer Aided Design …, 1997
921997
Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs
DH Kim, S Mukhopadhyay, SK Lim
Proceedings of the 11th international workshop on System level interconnect …, 2009
872009
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20