Dmitry Yakimets
Dmitry Yakimets
Researcher, imec
Geverifieerd e-mailadres voor imec.be - Homepage
Titel
Geciteerd door
Geciteerd door
Jaar
Vertical GAAFETs for the ultimate CMOS scaling
D Yakimets, G Eneman, P Schuddinck, TH Bao, MG Bardon, P Raghavan, ...
IEEE Transactions on Electron Devices 62 (5), 1433-1439, 2015
1252015
Device exploration of nanosheet transistors for sub-7-nm technology node
D Jang, D Yakimets, G Eneman, P Schuddinck, MG Bardon, P Raghavan, ...
IEEE Transactions on Electron Devices 64 (6), 2707-2713, 2017
512017
Vertically stacked gate-all-around Si nanowire transistors: Key process optimizations and ring oscillator demonstration
H Mertens, R Ritzenthaler, V Pena, G Santoro, K Kenis, A Schulze, ...
2017 IEEE International Electron Devices Meeting (IEDM), 37.4. 1-37.4. 4, 2017
402017
Holisitic device exploration for 7nm node
P Raghavan, MG Bardon, D Jang, P Schuddinck, D Yakimets, J Ryckaert, ...
2015 IEEE Custom Integrated Circuits Conference (CICC), 1-5, 2015
342015
Extreme scaling enabled by 5 tracks cells: Holistic design-device co-optimization for FinFETs and lateral nanowires
MG Bardon, Y Sherazi, P Schuddinck, D Jang, D Yakimets, P Debacker, ...
2016 IEEE International Electron Devices Meeting (IEDM), 28.2. 1-28.2. 4, 2016
332016
Vertical device architecture for 5nm and beyond: device & circuit implications
AVY Thean, D Yakimets, TH Bao, P Schuddinck, S Sakhare, MG Bardon, ...
2015 Symposium on VLSI Technology (VLSI Technology), T26-T27, 2015
332015
Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies
TH Bao, D Yakimets, J Ryckaert, I Ciofi, R Baert, A Veloso, J Bömmels, ...
2014 44th European Solid State Device Research Conference (ESSDERC), 102-105, 2014
332014
Technology/system codesign and benchmarking for lateral and vertical GAA nanowire FETs at 5-nm technology node
C Pan, P Raghavan, D Yakimets, P Debacker, F Catthoor, N Collaert, ...
IEEE Transactions on Electron Devices 62 (10), 3125-3132, 2015
272015
Layout-induced stress effects in 14nm & 10nm FinFETs and their impact on performance
MG Bardon, V Moroz, G Eneman, P Schuddinck, M Dehan, D Yakimets, ...
2013 Symposium on VLSI Technology, T114-T115, 2013
272013
Power aware FinFET and lateral nanosheet FET targeting for 3nm CMOS technology
D Yakimets, MG Bardon, D Jang, P Schuddinck, Y Sherazi, P Weckx, ...
2017 IEEE International Electron Devices Meeting (IEDM), 20.4. 1-20.4. 4, 2017
252017
Understanding energy efficiency benefits of carbon nanotube field-effect transistors for digital VLSI
G Hills, MG Bardon, G Doornbos, D Yakimets, P Schuddinck, R Baert, ...
IEEE Transactions on Nanotechnology 17 (6), 1259-1269, 2018
232018
Dimensioning for power and performance under 10nm: The limits of FinFETs scaling
MG Bardon, P Schuddinck, P Raghavan, D Jang, D Yakimets, A Mercha, ...
2015 International Conference on IC Design & Technology (ICICDT), 1-4, 2015
222015
A comprehensive benchmark and optimization of 5-nm lateral and vertical GAA 6T-SRAMs
T Huynh-Bao, S Sakhare, D Yakimets, J Ryckaert, AVY Thean, A Mercha, ...
IEEE Transactions on Electron Devices 63 (2), 643-651, 2015
212015
Vertical nanowire FET integration and device aspects
A Veloso, E Altamirano-Sánchez, S Brus, BT Chan, M Cupak, M Dehan, ...
ECS Transactions 72 (4), 31, 2016
202016
The impact of sequential-3D integration on semiconductor scaling roadmap
A Mallik, A Vandooren, L Witters, A Walke, J Franco, Y Sherazi, P Weckx, ...
2017 IEEE International Electron Devices Meeting (IEDM), 32.1. 1-31.1. 4, 2017
192017
Benchmarking of MoS2FETs With Multigate Si-FET Options for 5 nm and Beyond
T Agarwal, D Yakimets, P Raghavan, I Radu, A Thean, M Heyns, ...
IEEE Transactions on Electron Devices 62 (12), 4051-4056, 2015
172015
Enablement of STT-MRAM as last level cache for the high performance computing domain at the 5nm node
S Sakhare, M Perumkunnil, TH Bao, S Rao, W Kim, D Crotti, F Yasin, ...
2018 IEEE International Electron Devices Meeting (IEDM), 18.3. 1-18.3. 4, 2018
142018
Limitations on lateral nanowire scaling beyond 7-nm node
UK Das, MG Bardon, D Jang, G Eneman, P Schuddinck, D Yakimets, ...
IEEE Electron Device Letters 38 (1), 9-11, 2016
142016
Lateral versus vertical gate-all-around FETs for beyond 7nm technologies
D Yakimets, TH Bao, MG Bardon, M Dehan, N Collaert, A Mercha, Z Tokei, ...
72nd Device Research Conference, 133-134, 2014
142014
Lateral NWFET optimization for beyond 7nm nodes
D Yakimets, D Jang, P Raghavan, G Eneman, H Mertens, P Schuddinck, ...
2015 International Conference on IC Design & Technology (ICICDT), 1-4, 2015
132015
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20