Ken Takeuchi
Ken Takeuchi
Professor, Department of Electrical Engineering and Information Systems, The University of Tokyo
Geverifieerd e-mailadres voor co-design.t.u-tokyo.ac.jp - Homepage
Titel
Geciteerd door
Geciteerd door
Jaar
Semiconductor device and memory system
K Takeuchi, T Tanaka
US Patent 6,046,935, 2000
9932000
Organic nonvolatile memory transistors for flexible sensor arrays
T Sekitani, T Yokota, U Zschieschang, H Klauk, S Bauer, K Takeuchi, ...
Science 326 (5959), 1516-1519, 2009
9382009
Semiconductor device and memory system
K Takeuchi, T Tanaka
US Patent 5,903,495, 1999
4721999
Non-volatile semiconductor memory and simultaneous writing of data
K Hosono, H Nakamura, K Takeuchi, K Imamiya
US Patent 8,472,268, 2013
401*2013
Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells
K Takeuchi, T Tanaka, N Shibata
US Patent 6,373,746, 2002
3262002
Nonvolatile semiconductor memory device
K Takeuchi, T Tanaka
US Patent 6,301,153, 2001
2972001
Nonvolatile semiconductor memory device
K Takeuchi, T Tanaka
US Patent 5,920,507, 1999
239*1999
Nonvolatile semiconductor memory device
K Takeuchi, K Sakui, T Tanaka, S Aritome
US Patent 6,046,940, 2000
228*2000
A multipage cell architecture for high-speed programming multilevel NAND flash memories
K Takeuchi, T Tanaka, T Tanzawa
IEEE Journal of Solid-State Circuits 33 (8), 1228-1238, 1998
2131998
A 56-nm CMOS 99- 8-Gb Multi-Level NAND Flash Memory With 10-MB/s Program Throughput
K Takeuchi, Y Kameda, S Fujimura, H Otake, K Hosono, H Shiga, ...
IEEE Journal of Solid-State Circuits 42 (1), 219-232, 2006
1782006
Nonvolatile semiconductor memory device with soft-programming to adjust erased state of memory cells
T Tanaka, H Nakamura, K Takeuchi, R Shirota, F Arai, S Fujimura
US Patent 6,134,140, 2000
1772000
Circuit techniques for a 1.8-V-only NAND flash memory
T Tanzawa, T Tanaka, K Takeuchi, H Nakamura
IEEE Journal of Solid-State Circuits 37 (1), 84-89, 2002
1462002
A double-level-V/sub th/select gate array architecture for multilevel NAND flash memories
K Takeuchi, T Tanaka, H Nakamura
IEEE Journal of Solid-State Circuits 31 (4), 602-609, 1996
1421996
Semiconductor memory
K Takeuchi
US Patent 5,332,923, 1994
1391994
Non-volatile semiconductor memory
K Hosono, H Nakamura, K Takeuchi, K Imamiya
US Patent 6,937,510, 2005
1312005
Semiconductor memory device having variable number of selected cell pages and subcell arrays
K Takeuchi, T Tanaka
US Patent 5,986,933, 1999
1301999
Nonvolatile semiconductor memory device
K Takeuchi, T Tanaka
US Patent 5,781,478, 1998
1271998
Nonvolatile semiconductor memory device
T Tanaka, K Ohuchi, T Tanzawa, K Takeuchi
US Patent 6,545,909, 2003
1262003
Novel co-design of NAND flash memory and NAND flash controller circuits for sub-30 nm low-power high-speed solid-state drives (SSD)
K Takeuchi
IEEE Journal of solid-state circuits 44 (4), 1227-1234, 2009
1202009
Nonvolatile semiconductor memory device having a data circuit for erasing and writing operations
K Takeuchi, T Tanaka
US Patent 6,055,188, 2000
1102000
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20