Uwe Meyer-Baese
Uwe Meyer-Baese
Geverifieerd e-mailadres voor fsu.edu - Homepage
Geciteerd door
Geciteerd door
Digital signal processing with field programmable gate arrays
U Meyer-Baese
Springer, 2007
数字信号处理的 FPGA 实现
迈耶, 贝斯
清华大学出版社有限公司, 2006
IPP@ HDL: efficient intellectual property protection scheme for IP cores
E Castillo, U Meyer-Baese, A García, L Parrilla, A Lloris
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15 (5), 578-591, 2007
Recent results in wavelet applications
I Daubechies
Wavelet Applications V 3391, 2-9, 1998
Robust bioinspired architecture for optical-flow computation
G Botella, A García, M Rodríguez-Álvarez, E Ros, U Meyer-Baese, ...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18 (4), 616-629, 2009
Fast RNS FPL-based communications receiver design and implementation
J Ramírez, A García, U Meyer-Baese, A Lloris
International conference on field programmable logic and applications, 472-481, 2002
Implementation of a communications channelizer using FPGAs and RNS arithmetic
U Meyer-Bäse, A García, F Taylor
Journal of VLSI signal processing systems for signal, image and video …, 2001
Pipelined Hogenauer CIC filters using field-programmable logic and residue number system
A Garcia, U Meyer-Baese, F Taylor
Proceedings of the 1998 IEEE International Conference on Acoustics, Speech …, 1998
Quantization analysis and enhancement of a VLSI gradient-based motion estimation architecture
G Botella, U Meyer-Baese, A GarcíA, M RodríGuez
Digital Signal Processing 22 (6), 1174-1187, 2012
New power-of-2 RNS scaling scheme for cell-based IC design
U Meyer-Base, T Stouraitis
IEEE transactions on very large scale integration (VLSI) systems 11 (2), 280-283, 2003
RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic
A Garcia, U Meyer-Base, A Lloris, FJ Taylor
1999 IEEE International Symposium on Circuits and Systems (ISCAS) 1, 486-489, 1999
High performance, reduced complexity programmable RNS-FPL merged FIR filters
J Ramirez, U Meyer-Baese
Electronics Letters 38 (4), 199-200, 2002
Optimization of high speed pipelining in FPGA-based FIR filter design using genetic algorithm
U Meyer-Baese, G Botella, DET Romero, M Kumm
Independent Component Analyses, Compressive Sampling, Wavelets, Neural Net …, 2012
A comparison of pipelined RAG-n and DA FPGA-based multiplierless filters
U Meyer-Baese, J Chen, CH Chang, AG Dempster
APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1555-1558, 2006
FPGA-based multimodal embedded sensor system integrating low-and mid-level vision
G Botella, JA Martín H, M Santos, U Meyer-Baese
Sensors 11 (8), 8164-8179, 2011
A low cost matching motion estimation sensor based on the NIOS II microprocessor
D González, G Botella, U Meyer-Baese, C García, C Sanz, ...
Sensors 12 (10), 13126-13149, 2012
Design and implementation of high-performance RNS wavelet processors using custom IC technologies
J Ramírez, U Meyer-Bäse, F Taylor, A García, A Lloris
Journal of VLSI signal processing systems for signal, image and video …, 2003
A parallel CORDIC architecture dedicated to compute the Gaussian potential function in neural networks
A Meyer-Bäse, R Watzel, U Meyer-Bäse, S Foo
Engineering Applications of Artificial Intelligence 16 (7-8), 595-605, 2003
Discrete wavelet transform FPGA design using MatLab/Simulink
U Meyer-Baese, A Vera, A Meyer-Baese, M Pattichis, R Perry
Independent Component Analyses, Wavelets, Unsupervised Smart Sensors, and …, 2006
Multiple constant multiplication with ternary adders
M Kumm, M Hardieck, J Willkomm, P Zipf, U Meyer-Baese
2013 23rd International Conference on Field programmable Logic and …, 2013
Het systeem kan de bewerking nu niet uitvoeren. Probeer het later opnieuw.
Artikelen 1–20