Suivre
Thomas Ferrère
Titre
Citée par
Citée par
Année
Efficient robust monitoring for STL
A Donzé, T Ferrere, O Maler
Computer Aided Verification: 25th International Conference, CAV 2013, Saint …, 2013
2422013
Timed pattern matching
D Ulus, T Ferrère, E Asarin, O Maler
Formal Modeling and Analysis of Timed Systems: 12th International Conference …, 2014
652014
Online timed pattern matching using derivatives
D Ulus, T Ferrère, E Asarin, O Maler
Tools and Algorithms for the Construction and Analysis of Systems: 22nd …, 2016
492016
AMT 2.0: qualitative and quantitative trace analysis with extended signal temporal logic
D Ničković, O Lebeltel, O Maler, T Ferrère, D Ulus
International Journal on Software Tools for Technology Transfer 22, 741-758, 2020
462020
Trace diagnostics using temporal implicants
T Ferrère, O Maler, D Ničković
Automated Technology for Verification and Analysis: 13th International …, 2015
332015
Localizing faults in Simulink/Stateflow models with STL
E Bartocci, T Ferrère, N Manjunath, D Ničković
Proceedings of the 21st International Conference on Hybrid Systems …, 2018
302018
Efficient parametric identification for STL
A Bakhirkin, T Ferrère, O Maler
Proceedings of the 21st International Conference on Hybrid Systems …, 2018
272018
On the quantitative semantics of regular expressions over real-valued signals
A Bakhirkin, T Ferrère, O Maler, D Ulus
Formal Modeling and Analysis of Timed Systems: 15th International Conference …, 2017
272017
Interface-aware signal temporal logic
T Ferrère, D Nickovic, A Donzé, H Ito, J Kapinski
Proceedings of the 22nd ACM International Conference on Hybrid Systems …, 2019
262019
Measuring with timed patterns
T Ferrère, O Maler, D Ničković, D Ulus
Computer Aided Verification: 27th International Conference, CAV 2015, San …, 2015
252015
A theory of register monitors
T Ferrère, TA Henzinger, NE Saraç
Proceedings of the 33rd Annual ACM/IEEE Symposium on Logic in Computer …, 2018
172018
The first-order logic of signals
A Bakhirkin, T Ferrère, T Henzinger, D Nickovic
International Conference on Embedded Software (EMSOFT), 2018
162018
From real-time logic to timed automata
T Ferrere, O Maler, D Ničković, A Pnueli
Journal of the ACM (JACM) 66 (3), 1-31, 2019
152019
Online timed pattern matching using automata
A Bakhirkin, T Ferrere, D Nickovic, O Maler, E Asarin
Formal Modeling and Analysis of Timed Systems: 16th International Conference …, 2018
132018
Shape expressions for specifying and extracting signal features
D Ničković, X Qin, T Ferrère, C Mateis, J Deshmukh
Runtime Verification: 19th International Conference, RV 2019, Porto …, 2019
102019
The compound interest in relaxing punctuality
T Ferrère
Formal Methods: 22nd International Symposium, FM 2018, Held as Part of the …, 2018
82018
Flavors of sequential information flow
E Bartocci, T Ferrère, TA Henzinger, D Nickovic, AO Da Costa
Verification, Model Checking, and Abstract Interpretation: 23rd …, 2022
62022
Monitoring event frequencies
T Ferrère, TA Henzinger, B Kragl
arXiv preprint arXiv:1910.06097, 2019
62019
Monitoring temporal logic with clock variables
A Elgyütt, T Ferrère, TA Henzinger
Formal Modeling and Analysis of Timed Systems: 16th International Conference …, 2018
52018
Assertions and measurements for mixed-signal simulation
T Ferrere
Ph. D. Dissertation. Ph. D. thesis, 2016
52016
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20